

<b>Form 1449 (Modified)</b>  <b>Information Disclosure Statement By Applicant</b>  (Use Several Sheets if Necessary)	Atty. Docket No.	Application No.:
	IBM1P009/SJ0920010140US1	Unassigned
	Applicant:	
	Wayne L. Cheung et al.	
Filing Date:	Group Art Unit:	
Herewith	Unassigned	

J1000 U.S. PTO  
 10/04/1996  
 01/07/02

### U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
<i>[Signature]</i>	A	6,134,060	10/27/2000	Ryat	360	46	06/10/1997
<i>[Signature]</i>	B	6,057,972	05/02/2000	Castellucci	360	66	10/14/1997
<i>[Signature]</i>	C	5,831,784	11/03/1998	Barnett et al.	360	67	09/05/1996
<i>[Signature]</i>	D	5,323,278	06/21/1994	Contreras et al.	360	67	06/21/1994
<i>[Signature]</i>	E	5,270,882	12/14/1993	Jove et al.	360	67	07/15/1992
<i>[Signature]</i>	F	5,122,915	06/16/1992	Klein et al.	360	113	09/26/1990
<i>[Signature]</i>	G	4,635,142	01/06/1987	Haugland	360	46	11/22/1983

### Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation	
							Yes	No
	L							
	M							
	N							
	O							
	P							

### Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
<i>[Signature]</i>	R	Säckinger, Eduard et al.; A High-Swing, High-Impedance MOS Cascode Circuit; IEEE Journal of Solid-State Circuits, Vol. 25, No. 1, February 1990
<i>[Signature]</i>	S	Lam, Steve et al; A 550Mb/s GMR Read/Write Amplifier using 0.5µm 5V CMOS Process, 2000 IEEE International, February 7-9, 2000
<i>[Signature]</i>	T	Gray, Paul R. et al; Analysis and Design of Analog Integrated Circuits third Edition, John Wiley & Sons, Inc.
Examiner	Date Considered	
<i>Natalia Figueroa</i>		

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.